Electrical circuits are hierarchically defined, in which electrical components are combined with submodels. These last ones may contain submodels themselves. This construction gives options for dedicated time integration procedures. We describe an extension that allows for a dynamically partitioned multirate time integration that retains a number of hierarchical efficiencies.
Time integration of hierarchical circuits
By Nodal Analysis a network description of an electric circuit gives rise to an implicit system of differential-algebraic equations (DAEs) Ø Õ´Ø Üµ℄ · ´Ø Üµ ¼ (1) in which the unknown Ü contains the nodal voltages. The equations for the nodal voltages are current contributions that sum up to zero (Kirchhoff Current Law, KCL) at each node. In the above, effects due to capacitors can be described by Õ, while resistors and current sources are described by . To be able to deal with voltage-defined components the set of unknowns is extended with the currents through these components. The additional voltage-jump equations for these current unknowns describe these last ones implicitly. These equations satisfy Kirchoff Voltage Law. The modeling of inductors requires proper definitions for both functions Õ and . In fact Õ (and similarly ) is obtained from summing up local elementwise contributions Õ that use local operators Ì , to select (extract) the specific unknowns, and to add (store) the results to the proper equations
In fact, each contribution is a very sparse one, and ususally . The DAE-nature and the consequences for the solutions are described in more detail in [4] . For the impact of topology see [6] . Usually these equations are integrated by applying BDF time integration methods. In each step a Newton method is used to solve the non-linear system of equations. Gaussian elimination allows for an hierarchical-friendly Newton procedure using recursions. The first hierarchical recursion is a bottom-up procedure for the equation and matrix assembly process. In the same procedure also a partial matrix decomposition is made after which the partial Schur components for the terminal unknowns are added to the next higher level. Finally a top-down recursion extracts the internal unknowns from the terminal ones [1] . The hierarchical time integration procedure allows for: (i) Bypassing in Newton; (ii) Bypassing in time when terminals are not changing much. The procedure also allows for a safe multirate time integration procedure.
Multirate time integration of hierarchical circuits
In [2, 5] multirate methods based on BDF-methods were introduced. In [3, 7, 8] their application for electronic circuits is described.
We assume a domain partitioning in a latent part of an electrical circuit (L), on which a large time step À can be used, and a neighbouring, active, area (A) where a smaller time step has to be used. For simplicity we even let L and A be submodels. At the interface between L and A, the time integration on the active part A requires a proper contribution from the latent part L. Because the interface is along a submodel we can speak of the value of the terminal current that is needed to complete the KCL-equation. To compute this, in general, its assembly may require a hierarchical recursion through the latent part (the terminal of L may also be a common terminal in a hierarchical sequence of submodels) [1] . To overcome this procedure we propose to enlarge the number of terminals of a submodel by adding extra ones representing unknowns for terminal currents.
Assuming that the boundaries of the submodels are relatively small compared to the internal parts, we only slightly increase the number of unknowns in the new approach. The benefit comes from the fact that now time integration of the active part does not require evaluation within the latent part: one can just interpolate the terminal current unknowns. This procedure allows for a dynamically partitioned multirate procedure in which each active part is slightly enlarged to fit a submodel. For instance, for a chain of models the activeness can be followed through time. In addition all traditional hierarchical bypass options are conserved. We finally remark that the well-posedness assumption on the submodels automatically guarantees that the active part can be uniquely derived from the values at the terminals -for more general partitions this property should have to be checked (especially because of the equations being DAEs).
